

This pulse generator has 0- to 10-nsec width and 520-psec transitions. IC_1 unloads termination and drives the differential delay network. The IC_2 - IC_3 complementary outputs represent delay difference as edge timing skew. G_1 , which is high during IC_2 - IC_3 's positive overlap, presents circuit output.