



Figure 1

This pulse generator has 0- to 10-nsec width and 520-psec transitions. IC₁ unloads termination and drives the differential delay network. The IC₂-IC₃ complementary outputs represent delay difference as edge timing skew. G₁, which is high during IC₂-IC₃'s positive overlap, presents circuit output.